

FEATURES

DC, gain and time skew background calibration
 Integrated FIR filter for bandwidth error correction
 Digital, analog and hybrid time skew correction
 Wideband operation

- 90% of Nyquist band
- Multiple Nyquist zones

10-bit to 18-bit ADC resolution
 Low power and high-speed

APPLICATIONS

Wideband communication receivers
 High-end test and measurement digitizers

DESCRIPTION


CiP2016 is a proven digital IP for background calibration of mismatch errors in 2-channel, time-interleaved A/D converters. It provides wideband interleaving spurs rejection while maintaining low power and high-speed thanks to Ceric Solutions Zero-Spurs technology. It has many features that can be enabled through SPI interface and that allow the IP to address most applications. Additional custom features can be added upon request.

DC, gain and time skew errors are estimated continuously in the digital domain to track drifts with temperature for instance. They feed a correction engine that supports digital, analog and hybrid operating modes. In digital correction mode, time skew compensation is performed with a low latency digital FIR filter. In analog correction mode, the digital correction filter is disabled and the estimator is still active. The estimated time skew error is used to control a digitally tunable time delay in the clock path and form a closed estimation-correction loop.


Hybrid time skew correction mode uses a digital filter for fine time skew tuning with a low complexity analog delay for coarse time skew adjustment. This digital-analog approach provides high dynamic range and large correction range while preserving jitter performance of the clock path at high frequencies. The resolution split between analog and digital is programmable through SPI interface.

CiP2016 IP integrates a programmable digital filtering stage for bandwidth error correction. The coefficients of the digital filter across multiple Nyquist zones will be provided by Ceric Solutions after measurement on actual samples.

TYPICAL APPLICATION AND PERFORMANCE



Test case: a 20-tone, wideband signal is used to test a simulated 14-bit/3Gsps/64dB SNR/3GHz BW, time-interleaved ADC with 0.25dB, 5ps and 200MHz gain, time skew and bandwidth errors respectively. Interleaving spurs limit the SFDR to -50dBFS before calibration. CiP2016 IP cancelled effectively these spurs down to ADC noise floor.



As a digital IP, CiP2016 can be fully characterized with simulation data that has the benefit of reproducing any use case that is beyond the capability of commercially available A/D converters. However, Ceric IPs have been validated also with measured data from actual ADCs. Ceric R&D team has system design and test expertise to design a custom demonstrator upon request.